Tag Archives: HighPerformanceComputing

Intel’s next many-core chip will be a true stand-alone processor

Posted on by

Intel's Knights Landing-based Xeon Phi

Intel's current Xeon Phi doesn't really fulfill the promise of many-core computing -- it's a co-processor that needs a 'real' CPU to function. That will change when the next-generation Knights Landing model arrives, Intel revealed at the Supercomputing Conference this week. The 14-nanometer chip will be available as a stand-alone model that can run all software, like a traditional processor; since it won't have to shuttle data between two components, it should be faster, easier to program and cheaper, too. There will also be high-speed memory built into the chip, as well as a number of (unspecified) architectural tweaks. Knights Landing isn't likely to ship until late 2014 or 2015, but it could be worth the wait for researchers, server operators and anyone else who wants massively parallel computing power.

Filed under: ,

Comments

Via: Computerworld

Source: Intel

Intel opens up about its ‘Knights Corner’ supercomputer co-processor

Posted on by

Intel opens up about its Knights Corner supercomputer offering

HotChips is the show where chip makers come to show off their latest slices of silicon, and Knights Corner architect George Chrysos spilled the beans on Santa Clara's Xeon Phi co-processor. The unit's designed to bolt onto Xeon chips to help supercomputers crunch the numbers faster, by handling the "highly parallel" grunt work necessary for genetic and climate modeling, among other things. Chrysos has lofty goals for the hardware, hoping that it'll contribute to "scientific and technical progress," while we're just excited to see if it can help the company reclaim its Top 500 crown from IBM.

Filed under:

Intel opens up about its 'Knights Corner' supercomputer co-processor originally appeared on Engadget on Fri, 31 Aug 2012 15:46:00 EDT. Please see our terms for use of feeds.

Permalink Intel  |  sourceIntel, (2) (PDF)  | Email this | Comments

IEEE pushes for Ethernet standard between 400Gbps and 1Tbps, hopes to head off big data crunch

Posted on by

IEEE pushes for Ethernet standard between 400Gbps and 1Tbps, hopes to head off big data crunch

Ethernet might seem passé to those of us toting Ultrabooks, but it's important enough to provoke a crisis for internet providers and many of those who depend on high-speed computing networks for a living: based on the rises of streaming video and social networking, the IEEE is worried that many of those large-scale networks will need 10Tbps of total bandwidth just to avoid a logjam in 2020. To that end, the standards body has formed a Higher-Speed Ethernet Consensus group that's mulling a new, breakneck-speed format reaching either 400Gbps or 1Tbps, depending on whose approach you'd favor. Fight the urge to pick the 1Tbps option on instinct, however. Both options would depend on bonding multiple connections together, and the faster of the two formats could lead to some expensive and very ungainly cables if it's not handled well. A meeting is scheduled for late September in Geneva to at least begin hashing out the details. Although we won't be wiring our homes with terabit Ethernet anytime soon, the standard should come quickly enough that the Googles and Netflixes of the world can satisfy our data addictions for a good while longer.

[Image credit: Justin Marty, Flickr]

Continue reading IEEE pushes for Ethernet standard between 400Gbps and 1Tbps, hopes to head off big data crunch

Filed under:

IEEE pushes for Ethernet standard between 400Gbps and 1Tbps, hopes to head off big data crunch originally appeared on Engadget on Mon, 20 Aug 2012 18:40:00 EDT. Please see our terms for use of feeds.

Permalink CNET, The Verge  |  sourceIEEE  | Email this | Comments

Intel slips details of Poulson-based Itanium 9500 in advance, teases a big boost to 64-bit servers

Posted on by

Intel slips out Poulsonbased Itanium 9500 details in advance, tease a big boost to 64bit servers

If you think Intel took awhile to roll out the Xeon E5, imagine the mindset of Itanium server operators -- they haven't had any kind of update to the IA-64 chip design since February 2010, and they're still waiting. Much to their relief, Intel just dropped a big hint that the next-generation, Poulson-based Itanium is getting close. Both a reference manual and a Product Change Notification have signaled that the new, 32-nanometer part will get the Itanium 9500 name as well as a heap of extra improvements that haven't been detailed until now. We knew of the eight processing cores, but the inadvertent revelation also confirms about a 50 percent hike in the interconnect speed and a matching increase in the cache size to 32MB. Clock speeds also start where current Tukwila-running Itaniums stop, with four processors between 1.73GHz and 2.53GHz giving the line a much-needed shot of adrenaline. Few of us end users will ever directly benefit when Poulson ships to company server farms later this year; after these increases, though, don't be shocked when the database at work is suddenly much quicker on its toes.

Filed under:

Intel slips details of Poulson-based Itanium 9500 in advance, teases a big boost to 64-bit servers originally appeared on Engadget on Thu, 19 Jul 2012 01:33:00 EDT. Please see our terms for use of feeds.

Permalink The Register  |  sourceIntel (ZIP), CPU World  | Email this | Comments

Intel christens its ‘Many Integrated Core’ products Xeon Phi, eyes exascale milestone

Posted on by

Intel christens its 'Many Integrated Core' products Xeon Phi, eyes exascale milestone

Been wondering when the next big leap in high performance computing would hit? Well, Intel would like you to believe the time is now and the name of that revolution is the Xeon Phi. Formerly codenamed Knights Corner, the Many Integrated Core product is pushing the field of supercomputers into the era of the exaflop by squeezing a teraflop of performance into a package small enough to plug into a PCIe slot. The Phi brand will, at first at least, be applied to specialized coprocessors designed for highly parallel tasks. The chips are built using Intel's 22nm manufacturing process and 3-D TriGate transistors, piling in more that 50 cores in an effort to combat the inroads made by GPU companies like NVIDIA in the supercomputing space. For more info check out the presentation (PDF) and blog post at the source links.

Intel christens its 'Many Integrated Core' products Xeon Phi, eyes exascale milestone originally appeared on Engadget on Mon, 18 Jun 2012 15:18:00 EDT. Please see our terms for use of feeds.

Permalink Intel  |  sourceIntel (PDF), Technology@Intel  | Email this | Comments

NVIDIA outs a pair of Tesla GPUs to electrify your supercomputer

Posted on by

Image

NVIDIA's announced a pair of Tesla GPUs that'll give some extra pep to your supercomputing tasks. The K10 and K20 units harness the power of Kepler to add more muscle to the company's scientific and technical computing arm that supplies gear to the Barcelona Supercomputing Center and Tokyo's Tsubame 2.0. Internal tests reveal that the hardware is around three times faster than the company's Fermi GPUs -- with the latter card expected to arrive at the end of the year. The company didn't announce pricing, since its aiming them squarely at the big academic institutions, defense contractors and oil explorers -- but if your surname is Buffet or Abramovitch, then they might sell you one at trade.

Continue reading NVIDIA outs a pair of Tesla GPUs to electrify your supercomputer

NVIDIA outs a pair of Tesla GPUs to electrify your supercomputer originally appeared on Engadget on Wed, 16 May 2012 09:51:00 EDT. Please see our terms for use of feeds.

Permalink   |   | Email this | Comments